<feed xmlns='http://www.w3.org/2005/Atom'>
<title>wrv32em.git/hi, branch master</title>
<subtitle>a general purpose 32-bit RISC-V emulator
</subtitle>
<id>https://git.itsnat.dev/wrv32em.git/atom?h=master</id>
<link rel='self' href='https://git.itsnat.dev/wrv32em.git/atom?h=master'/>
<link rel='alternate' type='text/html' href='https://git.itsnat.dev/wrv32em.git/'/>
<updated>2026-06-11T03:59:21Z</updated>
<entry>
<title>implement a simple uart + show that kernel test works</title>
<updated>2026-06-11T03:59:21Z</updated>
<author>
<name>Nathan Lee</name>
<email>me@nwlee.tech</email>
</author>
<published>2026-06-11T03:59:21Z</published>
<link rel='alternate' type='text/html' href='https://git.itsnat.dev/wrv32em.git/commit/?id=7e2032ec239b78cbda1bef5667ed96d13ebc5bf9'/>
<id>urn:sha1:7e2032ec239b78cbda1bef5667ed96d13ebc5bf9</id>
<content type='text'>
</content>
</entry>
<entry>
<title>refactor `handle_instruction` and make memory exist</title>
<updated>2026-06-04T01:17:09Z</updated>
<author>
<name>Nathan Lee</name>
<email>me@nwlee.tech</email>
</author>
<published>2026-06-04T01:17:09Z</published>
<link rel='alternate' type='text/html' href='https://git.itsnat.dev/wrv32em.git/commit/?id=7febe921cfa155dfc63454ec29fb4db8999afdd0'/>
<id>urn:sha1:7febe921cfa155dfc63454ec29fb4db8999afdd0</id>
<content type='text'>
</content>
</entry>
</feed>
